UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/026,406	12/21/2001	Shunpei Yamazaki	SEL 297	2501

7590 03/24/2010

COOK, ALEX, McFARRON, MANZO,
CUMMINGS & MEHLER, LTD.
SUITE 2850
200 WEST ADAMS STREET
CHICAGO, IL 60606

EXAMINER	
PIZIALI, JEFFREY J	
ART UNIT	PAPER NUMBER
2629	
MAIL DATE	DELIVERY MODE
03/24/2010	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No.	Applicant(s)	
	10/026,406	YAMAZAKI ET AL.	
	Examiner	Art Unit	
	Jeff Piziali	2629	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *1/7/10, 1/19/09, and 9/29/08*.

2a)☒ This action is **FINAL**. 2b)☐ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *2-4,7-18,20,25,26,31-62 and 65-67* is/are pending in the application.

4a) Of the above claim(s) *2-4,8-14,20,25,26,31-36,38-62 and 65-67* is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *7,15-18 and 37* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☒ The drawing(s) filed on *28 December 2007* is/are: a)☒ accepted or b)☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☒ All b)☐ Some * c)☐ None of:

1.☒ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☐ Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date _____.
4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____.
5) ☐ Notice of Informal Patent Application
6) ☐ Other: _____.

DETAILED ACTION

Priority

1. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

Terminal Disclaimer

2. The terminal disclaimer filed on *30 April 2007* disclaiming the terminal portion of any patent granted on this application which would extend beyond the expiration date of ***US Patent Number 6,975,298*** has been reviewed and is accepted. The terminal disclaimer has been recorded.

Election/Restrictions

3. Applicant's election of ***Invention 1 (claims 7, 15-18, and 37)*** in the reply filed on *7 January 2010* is acknowledged and appreciated.

Because applicant did not distinctly and specifically point out the supposed errors in the restriction requirement, the election has been treated as an election without traverse (MPEP § 818.03(a)).

4. ***Claims 8-14 and 38-62 are withdrawn*** from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected invention, there being no allowable generic or linking claim. Election was made **without** traverse in the reply filed on *7 January 2010*.

5. Applicant is reminded that upon the cancellation of claims to a non-elected invention, the inventorship must be amended in compliance with 37 CFR 1.48(b) if one or more of the currently named inventors is no longer an inventor of at least one claim remaining in the application. Any amendment of inventorship must be accompanied by a request under 37 CFR 1.48(b) and by the fee required under 37 CFR 1.17(i).

Claim Rejections - 35 USC § 103

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

7. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

8. *Claims 7 and 17* are rejected under 35 U.S.C. 103(a) as being unpatentable over ***Kurumisawa et al (JP 11-295700 A)*** in view of ***Sato et al (US 5,712,652 A)*** and ***Okumura et al (US 5,945,972 A)***.

Please note: An English translation of the ***Kurumisawa*** reference has been included with this Office action, and it has been relied upon in the following rejections.

Regarding claim 7, ***Kurumisawa*** discloses a method of driving a light emitting device [*e.g., Fig. 1*], said light emitting device including

a plurality of pixels [*e.g., Fig. 1: P11, P21*], each of the plurality of pixels comprising:

~~n first memories~~ (n is a natural number);

n second memories [*e.g., Figs. 1, 2: 6*];

a display signal generating portion [*e.g., Figs. 1, 3: 7*];

a counter circuit [*e.g., Fig. 3: P0-P7; Fig. 7: 601*];

a light emitting element [*e.g., Fig. 1: 3*];

said method comprising the steps of:

~~sequentially writing each bit of n bit digital video signals in each of the n first memories;~~

writing each bit of the n bit digital video signals [*e.g., Fig. 1: video signals on data lines D*] ~~which have been written in each of the n first memories~~, in each of the n second memories at once;

inputting [*e.g., Fig. 3: RAM1-RAM8*] each bit of the n bit digital video signals, which have been written in each of the n second memories, to the display signal generating portion;

starting an output of n counter signals [*e.g., Fig. 7: Q1-Q8*] from the counter circuit in response to a reset signal [*e.g., Fig. 7: 603 output*],

the n counter signals having different frequencies [*e.g., see Fig. 8: Q0, Q1*] respectively;

inputting [*e.g., Fig. 3: P0-P7*] the n counter signals to the display signal generating portion,

wherein the light emitting element emits a light only during a period [*e.g., Fig. 4: ONW*] that starts with the start of the output of the n counter signals and

ends [*e.g., Fig. 4: OFFW*] as a plurality of first information of each bit of the n bit digital video signals inputted to the display signal generating portion matches a plurality of second information of each of the n counter signals

(*see the entire document, including Paragraphs 34-87*).

Kurumisawa does not appear to expressly disclose *sequentially writing each bit of n bit digital video signals in each of the n first memories*, as instantly claimed.

However, ***Sato*** does disclose sequentially writing each bit of n bit digital video signals [*e.g., Fig. 2: video signals on line 203*] in each of n first memories [*e.g., Fig. 2: 204*]; and then

writing each bit of the n bit digital video signals which have been written in each of the n first memories, in each of n second memories [*e.g., Fig. 1: 100*] at once (*see the entire document, including Column 12, Line 50 - Column 13, Line 42*).

Kurumisawa and ***Sato*** are analogous art, because they are from the shared inventive field of driving liquid crystal displays.

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to use ***Sato's*** first memories [*e.g., Fig. 2: 204*] to feed ***Kurumisawa's*** [*e.g., Figs. 1, 2: 6*], so as to write data to the data line pairs only when video image data has changed, thereby reducing power consumption.

Sato does not appear to expressly disclose *each of the plurality of pixels comprising the first memories*, as instantly claimed.

However, ***Okumura*** does disclose each of a plurality of pixels comprising:

a plurality of memories [*e.g., Fig. 3: 121a, 121b*] and controlling circuitry [*e.g., Fig. 3: 123, 124*] for writing data only when video image data has changed -- again for reducing power consumption, just like ***Sato*** (*see the entire document, including Column 12, Line 41 - Column 17, Line 20*).

Additionally, ***Okumura*** discloses that it was known in the art to substitute an electroluminescent element in the place of a liquid crystal element (*e.g., see Column 28, Lines 4-11*).

Kurumisawa, ***Sato***, and ***Okumura*** are analogous art, because they are from the shared inventive field of driving liquid crystal displays.

Therefore, it would have been obvious to one having ordinary skill in the art at the time of invention to use ***Okumura's*** technique of placing image-change-detecting memory circuitry within pixels so as to move ***Sato's*** first memories [*e.g., Fig. 2: 204*] to be located within

Kurumisawa's pixels [*e.g., Fig. 1: P11, P21*], so as reduce the number of column lines traversing the display panel.

Moreover, it would have been obvious to one of ordinary skill in the art at the time of invention because all the claimed elements were known in the prior art and one skilled in the art could have *located additional memories within the pixels* as claimed by known methods with no change in their respective functions, and the combination would have yielded predictable results to one of ordinary skill in the art at the time of the invention.

Regarding claim 17, ***Kurumisawa*** discloses each of the ~~first memories and~~ second memories is an SRAM [*e.g., Fig. 2: 6*] (*see the entire document, including Paragraph 42*).

Moreover, it would have been obvious to one having ordinary skill in the art at the time of invention to use ***Kurumisawa's*** SRAM [*e.g., Fig. 2: 6*] to form ***Sato's*** first memories [*e.g., Fig. 2: 204*], because all the claimed elements were known in the prior art and one skilled in the art could have *used SRAM* as claimed by known methods with no change in their respective functions, and the combination would have yielded predictable results to one of ordinary skill in the art at the time of the invention.

9. *Claim 15* is rejected under 35 U.S.C. 103(a) as being unpatentable over ***Kurumisawa et al (JP 11-295700 A)***, ***Sato et al (US 5,712,652 A)***, and ***Okumura et al (US 5,945,972 A)*** as applied to *claim 7* above, and further in view of ***Honig (US 3,903,857 A)***.

Regarding claim 15, ***Kurumisawa*** discloses the display signal generating portion has a ~~NOR~~ multiple input AND-gate [*e.g., Fig. 7: 12*] and n exclusive ORs [*e.g., Fig. 7: 11*],

wherein each of the n exclusive ORs has two input terminals,

wherein one of the input terminals [*e.g., Fig. 3: RAM1-RAM8*] is inputted with each bit of the n bit digital video signals inputted to the display signal generating portion

while the other [*e.g., Fig. 3: P0-P7*] is inputted with the n counter signals,

wherein each of the output terminals of the n exclusive ORs is all connected to an input terminal of the ~~NOR~~ multiple input AND-gate,

wherein third information of signals outputted from an output terminal of the ~~NOR~~ multiple input AND-gate is used to judge whether or not the first information of each bit of the n bit digital video signals inputted to the display signal generating portion matches the second information of each the n counter signals inputted to the display signal generating portion (*see the entire document, including Paragraphs 34-87*).

Kurumisawa does not appear to expressly disclose *a NOR*, as instantly claimed.

However, ***Honig*** does disclose substituting a NOR-gate in the place of a multiple input AND-gate (*see the entire document, including Column 13, Lines 1-10*).

Kurumisawa and ***Honig*** are analogous art, because they are from the shared inventive field of logic gate circuitry implementation.

It would have been obvious to one of ordinary skill in the art at the time of invention, because the substitution of one known *NOR gate* for another *multiple input AND-gate* would have yielded predictable results to one of ordinary skill in the art at the time of the invention.

10. *Claim 16* is rejected under 35 U.S.C. 103(a) as being unpatentable over ***Kurumisawa et al (JP 11-295700 A)***, ***Sato et al (US 5,712,652 A)***, and ***Okumura et al (US 5,945,972 A)*** as applied to *claim* 7 above, and further in view of ***Kondo (US 4,373,415 A)***.

Regarding claim 16, ***Kurumisawa*** discloses the display signal generating portion has an ~~R-S~~ D flip-flop circuit [*e.g., Fig. 7: 14*],

wherein the ~~R-S~~ D flip-flop circuit has two input terminals,

wherein one of the input terminals is inputted with reset signals [*e.g., Fig. 7: YD*]

while the other is inputted with signals having third information whether or not the first information [*e.g., Fig. 7: via 13*] of each bit of the n bit digital video signals inputted to the display signal generating portion matches the second information of each of the n counter signals inputted to the display signal generating portion,

wherein signals outputted from an output terminal of the ~~R-S~~ D flip-flop circuit causes the light emitting element to emit a light only during a period that starts with the start of output of the n counter signals and

ends as the first information of each bit of the n bit digital video signals inputted to the display signal generating portion matches the second information of each of the n counter signals (*see the entire document, including Paragraphs 34-87*).

Kurumisawa does not appear to expressly disclose *a R-S flip-flop*, as instantly claimed.

However, ***Kondo*** does disclose substituting an R-S flip-flop in the place of a D flip-flop (*see the entire document, including Column 3, Lines 8-9*).

Kurumisawa and ***Kondo*** are analogous art, because they are from the shared inventive field of flip-flop circuitry implementation.

It would have been obvious to one of ordinary skill in the art at the time of invention, because the substitution of one known *R-S flip-flop* for another *D flip-flop* would have yielded predictable results to one of ordinary skill in the art at the time of the invention.

11. *Claim 18* is rejected under 35 U.S.C. 103(a) as being unpatentable over ***Kurumisawa et al (JP 11-295700 A)***, ***Sato et al (US 5,712,652 A)***, and ***Okumura et al (US 5,945,972 A)*** as applied to *claim* 7 above, and further in view of ***Kobayashi (US 4,262,352 A)*** and ***Kinghorn (US 4,574,386 A)***.

Regarding claim 18, ***Kurumisawa*** discloses clock signals [*e.g., Fig. 7: f1*] are inputted to the counter circuit, and

wherein frequencies of the n counter signals arranged in order from the highest to the lowest correspond to $1/2$, $1/2^2$,..., $1/2^n$ of frequencies [*e.g., Fig. 8: Q0, Q1*] of the clock signals, respectively (*see the entire document, including Paragraphs 34-87*).

Kurumisawa does not appear to expressly disclose *plural clocks*, as instantly claimed.

However, ***Kobayashi*** does disclose clock signals [*e.g., Fig. 4:* I_{69}, I_{12}] are inputted to a counter circuit [*e.g., Fig. 4: 3*] (*see the entire document, including Column 12, Lines 45-50*).

Additionally, ***Kinghorn*** discloses clock signals [*e.g., Fig. 4: CP, inverse CP*] are inputted to a counter circuit [*e.g., Fig. 4*] (*see the entire document, including Fig. 10; Column 6, Line 5 - Column 7, Line 40*).

Kurumisawa, ***Kobayashi*** and ***Kinghorn*** are analogous art, because they are from the shared inventive field of counter circuitry implementation.

It would have been obvious to one of ordinary skill in the art at the time of invention because all the claimed elements were known in the prior art and one skilled in the art could have *input a counter with a pair of opposing phase clock signals* as claimed by known methods with no change in their respective functions, and the combination would have yielded predictable results to one of ordinary skill in the art at the time of the invention.

12. *Claim 37* is rejected under 35 U.S.C. 103(a) as being unpatentable over ***Kurumisawa et al (JP 11-295700 A)***, ***Sato et al (US 5,712,652 A)***, and ***Okumura et al (US 5,945,972 A)*** as applied to *claim 7* above, and further in view of ***Ouderkirk et al (US 6,124,971 A)***.

Regarding claim 37, ***Sato*** does not appear to expressly disclose *an electroluminescence display device*, as instantly claimed.

However, ***Okumura*** discloses that it was known in the art to substitute an electroluminescent element in the place of a liquid crystal element (*e.g., see Column 28, Lines 4-11*).

Additionally, ***Ouderkirk*** discloses an electroluminescence display device serving as a light source for a reflective liquid crystal display (*see the entire document, including Column 1, Lines 40-60*).

Kurumisawa, ***Okumura*** and ***Ouderkirk*** are analogous art, because they are from the shared inventive field of liquid crystal display devices.

It would have been obvious to one of ordinary skill in the art at the time of invention, because the substitution of one known *electroluminescence display device* for another *liquid crystal display device* would have yielded predictable results to one of ordinary skill in the art at the time of the invention.

Moreover, it would have been obvious to one of ordinary skill in the art at the time of invention to use ***Ouderkirk's*** electroluminescence display device as a light source for ***Sato's*** reflective LCD, so to as to provide supplemental electroluminescent light for low ambient light conditions.

Response to Arguments

13. Applicant's arguments filed on *29 September 2008* have been fully considered but they are not persuasive.

Applicant's arguments with respect to *claims 7, 15-18, and 37* have been considered but are moot in view of the new ground(s) of rejection.

By such reasoning, rejection of the claims is deemed necessary, proper, and thereby maintained at this time.

Conclusion

14. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeff Piziali whose telephone number is (571) 272-7678. The examiner can normally be reached on Monday - Friday (6:30AM - 3PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chanh Nguyen can be reached on (571) 272-7772. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Jeff Piziali/
Primary Examiner, Art Unit 2629
19 March 2010